Low temperature plasma processes provide a toolbox for etching, texturing and deposition of a wide range of materials. Here we present a bottom up approach to grow epitaxial crystalline silicon films (epi-Si) by standard RF-PECVD at temperatures below 200°C. Booth structural and electronic properties of the epitaxial layers are investigated.
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[%1 UNSW,Australia Wang et al. (1996) AstroWatt inc., USA Rao et modules (Ingot growth at T>1400°C, kerf loss of about 50%, etc.). Therefore innovating concepts that save materials and drive down the cost while keeping high efficiencies are very relevant. The bottom up approach of silicon epitaxy on low cost substrate or with layer transfer is promising to go way below the ~ 1$/W limit for unsubsidized large scale development. In this context, it is likely that the future of silicon cells will be based on thin crystalline films (c-SiTF) deposited or transferred on low cost substrates. Moreover, when it comes to very high efficiencies, beyond silicon limit, epitaxy is also the best approach. One can mention the remarquable results of Alta Devices getting closer to the Shockley Queisser limit, with their 28,8% for MOCVD grown GaAs signle junction solar cell reported on flexible substrate [4] .
Tandem devices based on epitaxial stack of semiconductors with proper gap combination are also the solution for going further: 36.9 % has been reported by Sharp for a triple junction (GaInP/GaAs/GaInAs) under one sun, and even 43.5%
under 418 suns for the triple junction with dilute nitride (GaInP/GaAs/GaInNAs) developped by Solar Junction [3] .
Consequently a solution for epitaxy of various materials, at low thermal budget and with industrial standard technique, would be a significant improvement. With the building blocks of silicon epitaxy, germanium epitaxy, direct growth of monocrystalline Si on GaAs or monocrystalline Ge on Si developped in our lab, RF-PECVD seems to be a good approach for those epitaxy challenges [5] [6] [7] [8] . In this paper we will focus on the silicon homo-epitaxy. [9] , with excellent fill factor. But adding complex process steps with no material saving is not a viable solution. More recently, the AstroWatt company has patented a process to exfoliate several c-Si layers from a c-Si wafer [10] , but solar cell results are still lagging behind. For the bottom up approach of silicon epitaxy followed by lift off and transfer to foreign substrates, promising results are already reported [11] , [12] . The bottom up approach offers the possibility of cost saving through material reduction and wafer re-use. Even if the fabrication process cannot be implemented at the industrial scale yet, it is a proof of concept that less than 43 µm are enough to match wafer based efficiency. And finally, there is the wafer equivalent approach, in which the substrate is ideally an inexpensive and nonactive seed layer for the epitaxial growth. Many groups are working in this field [7] , [13] [14] [15] . In this paper, we report our state of the art 8.5% efficiency and 80 % FF for 3.4 µm epitaxial absorber in the wafer equivalent approach, with RF-PECVD epitaxy at 175°C.
For few micron thick epitaxial silicon solar cells, efficient light trapping is a crucial feature. 
2.EXPERIMENT
Heavily boron-doped, (100)-oriented, c-Si wafers with a resistivity of 0.02-0.05 Ω.cm and a thickness of 525 µm were used as a substrate for the epitaxial growth, as well as providing the bottom electrical contact of the solar cell.
We removed the native oxide from the c-Si by a 30 seconds dip in a 5%-diluted hydrofluoric acid solution, just before loading them into a standard (13.56 MHz) capacitively coupled RF-PECVD reactor [17] . Non-intentionally doped epitaxial Si layers of various thicknesses (0.9 µm, 1.7 µm and 2.4 µm) were deposited from the dissociation of a silanehydrogen mixture and completed with the deposition of a standard (n+) a-Si:H emitter in the same PECVD reactor, without breaking vacuum. The substrate temperature was kept at 175°C throughout the deposition process. The area of the cells (2×2 cm   2 ) was defined by sputtering ITO through a shadow mask and evaporating Al grid contacts. Note that all the interfaces are flat and that no light-trapping scheme was applied to the devices. The undoped epitaxial layer was deposited by the dissociation of a 6% silane in hydrogen gas mixture under a total pressure of 2000 mTorr and an RF 
3.RESULTS
Right side of Figure 2 shows the schematic stack of our epitaxial solar cell. The highly doped wafer is 525 µm thick, epi-Si layer thickness varies from 2 to 5 µm, and n+ a-Si:H emitter is typically 10 to 12 nm thick. The pseudo dielectric function of one sample measured by ellipsometry is shown on left part of Figure 2 For accurate material characterisation, crossection TEM analyses have been performed. Left side of Figure 3 shows the results of the TEM study: the whole stack c-Si wafer/epi-Si/a-Si:H is visible on the low magnification image, while a high resolution zoom on the wafer/epi-layer interface and on the top of the epi-layer are shown. The high crystal quality deduced from ellipsometry is confirmed here by the well defined points visible in the FFT picture corresponding to silicon family planes. The high resolution picture from the interface region reveals defects remaining and a roughness around 1 nm as modeled by ellispometry. Defects visible as darker spots in the bulk of the epi-layer are probably well passivated by the high hydrogen incorporated during epitaxial growth from the hydrogen-rich plasma environment.
Indeed, a deposition temperature below 200°C allows hydrogen incorporation at around 1%, as revealed by SIMS. After 3.4 µm of epitaxial growth, the RMS roughness remains below 2 nm and the interface with the top a-Si:H is epiregrowth free thanks to the use of a thin a-SiC:H alloy to disrupt epitaxial growth.
For conventionnal silicon epitaxy techniques (CVD, HWCVD, etc.) epitaxy breakdown is observed when depostion temperature is low: HWCD epitaxy growth between 550 and 620 °C leads to poly-Si, and below 550°C, it breaks into amorphous after a few tens of nanometers [20] . Beeing able to grow Si monocrystal material at 175°C by RF-PECVD with no breakdown is the signature of a completely different growth mechanism. Instead of silane radicals as a main growth precursor, our hypothesis is that growth is mostly due to nanocrystals formed in the plasma . Their small size and high impact energy leads them to melt upon impacting on the (100) c-Si surface and the subsequent recrystallization at the c-Si/melted silicon interface [21] , [22] leads to the epitaxial growth. Further investigations are ongoing for a better comprehension of this particular epitaxial growth mechanism. Solar cell devices are made in the wafer equivalent approach, in which the epitaxial layer is used as an absorber layer. The J(V) curve under AM1.5G spectrum of our 3.4 µm absorber best solar cell is shown on the right part of Figure   3 : detailed parameters are listed in the graph before and after a 200°c annealing step. V oc , J sc and FF benefit from the annealing step and we achieved the noteworthy 8.5% efficiency with a short circuit current of 20 mA.cm -2 and a fill factor of 80%. To our knowledge, this is the best result so far for that kind of cells in that thickness range. V oc at 534 mV is still low compared to what can be expected but the poor c-Si/epi-Si interface is most probably responsible for this as discussed below.
4.SIMULATIONS
Device simulations have been carried out using the one dimensional detailed electrical-optical model "Amorphous Semiconductor Device Modeling Program (ASDMP) [23] , [24] . Originally developed for modeling amorphous silicon based devices, it has been recently extended to simulate properly crystalline materials and HIT In the wafer equivale nt approach it is often assumed that carriers generated in the highly doped wafer do not contribute to the external current. However our simulations show that this assumption is not valid for small The simulations based on real device performances allow us to extract some important material parameters and identify key points for improvement. The defect density (dangling bonds) is thus estimated to be around 10 15 cm -3 for the bulk epitaxy before annealing and the density of defects at the interface between the c-Si wafer and the epi-Si layer to be in excess of 10 12 cm -2 . Nevertheless, we could achieve a fill factor as high as 80% in our cells and this is probably linked to a dangling bond density reduced below 10 14 cm -3 by the 200°C post annealing step. The relatively poor V oc of our devices can be attributed to the high density of recombination centers at epi-Si/c-Si interface. Our basic chemical cleaning process which includes air exposure before loading into reactor results in a non-oxide free interface. In-situ plasma cleaning for instance should lead to much cleaner wafer surface and a V oc close to 600 mV can reasonably be expected, corresponding to an interface defect density below 10 11 cm -2 . Moreover, doping of the epitaxial layer at the wafer interface is being studied in order to form a back surface field which can also reduce recombination at the interface with the c-Si wafer. Furthermore, modeling studies show that adding a front surface texturing to a 5 µm epitaxial layer with realistic values for the bulk defect density (i.e. 10 14 cm -3 ) and interface defect density (10 11 cm -2 ), an efficiency around 11 % can be achieved. Additional back surface texturing leads to an efficiency of 15 % for a 5 µm epitaxial silicon solar cell.
CONCLUSION
In this paper we have shown that provided an efficient light trapping scheme is applied, crystalline thin film epitaxial solar cells have the potential to reach high efficiency even for thicknesses below 10 µm. Substantial cost savings can be realized with this bottom up approach of epitaxy. Proof of silicon epitaxy at 175°C by RF-PECVD was
shown by ellipsometry and TEM characterization. State of the art 8.5 % efficiency with 80 % fill factor for a 3.4 µm epitaxial wafer equivalent solar cell has been achieved. The high crystalline quality achieved by RF-PECVD together with hydrogen incorporation during epitaxial growth (defect passivation) is responsible for such promising solar cell device. Electro-optical modeling of the devices allowed us to extract material parameters and determine bottleneck issues. As a result 15% efficiency in 5 µm epi-layer, lift off and both side textured, should be achievable with our material parameters.
